

WHAT IS CLAIMED IS:

1. A magnetic random access memory comprising:
 - a memory cell array in which memory cells, each having a magnetoresistive element as a storage element, are arranged in correspondence with addresses that are arranged in a matrix format;
 - word lines respectively connected to rows of the memory cell array;
 - bit lines respectively connected to columns of the memory cell array;
 - a row decoder to select the word lines; and
 - a column decoder to select the bit lines,wherein electrical characteristic values based on storage data stored in a plurality of memory cells are detected, reference data is continuously written in the plurality of memory cells, the reference data written in the plurality of memory cells is continuously read out to detect electrical characteristic values based on the reference data, and the electrical characteristic values based on the storage data are compared with those based on the reference data to determine values of the storage data.
2. The memory according to claim 1, wherein a write/read of the reference data is executed in synchronism with an external clock.
3. The memory according to claim 1, wherein a write/read of the reference data is executed

asynchronously to an external clock.

4. The memory according to claim 3, further comprising a column address buffer which is connected to the column decoder and receives a column address strobe signal, wherein the write/read of the reference data is executed while causing the column address buffer to receive each of a plurality of column addresses at each of continuous falling edges of the column address strobe signal.

10 5. The memory according to claim 3, further comprising a column address buffer which is connected to the column decoder, has a counter function, and receives a column address strobe signal, wherein the write/read of the reference data is executed while causing the counter function to increment a column address number from a column address designated first, at each of continuous falling edges of the column address strobe signal.

15 6. The memory according to claim 3, further comprising a column address buffer which is connected to the column decoder and receives a column address strobe signal, wherein the write/read of the reference data is executed while changing a column address to be sent to the column address buffer while keeping the column address strobe signal at low level.

20 7. The memory according to claim 1, further comprising a control section which generates an address

signal to be supplied to the row decoder and the column decoder.

8. A magnetic random access memory comprising:

a memory cell array in which memory cells, each

5 having a magnetoresistive element as a storage element,
are arranged in correspondence with addresses that are
arranged in a matrix format;

word lines respectively connected to rows of the
memory cell array;

10 bit lines respectively connected to columns of the
memory cell array;

a row decoder to select the word lines; and

a column decoder to select the bit lines,

15 wherein a data write is set to continuously write
data in a plurality of first arbitrary memory cells,
and a data read is set to continuously read out storage
data stored in a plurality of second arbitrary memory
cells.

9. The memory according to claim 8, wherein a

20 write/read of the reference data is executed in
synchronism with an external clock.

10. The memory according to claim 8, wherein a
write/read of the reference data is executed
asynchronously to an external clock.

25 11. The memory according to claim 10, further
comprising a column address buffer which is connected
to the column decoder and receives a column address

strobe signal, wherein the write/read of the reference data is executed while causing the column address buffer to receive each of a plurality of column addresses at each of continuous falling edges of the column address strobe signal.

12. The memory according to claim 10, further comprising a column address buffer which is connected to the column decoder, has a counter function, and receives a column address strobe signal, wherein the write/read of the reference data is executed while causing the counter function to increment a column address number from a column address designated first, at each of continuous falling edges of the column address strobe signal.

13. The memory according to claim 10, further comprising a column address buffer which is connected to the column decoder and receives a column address strobe signal, wherein the write/read of the reference data is executed while changing a column address to be sent to the column address buffer while keeping the column address strobe signal at low level.

14. The memory according to claim 8, further comprising a control section which generates an address signal to be supplied to the row decoder and the column decoder.

15. A driving method of a magnetic random access memory which comprises

a memory cell array in which memory cells, each having a magnetoresistive element as a storage element, are arranged in correspondence with addresses that are arranged in a matrix format,

5 word lines respectively connected to rows of the memory cell array,

bit lines respectively connected to columns of the memory cell array,

10 a row decoder to select the word lines, and
a column decoder to select the bit lines,
the method comprising:

detecting electrical characteristic values based on storage data stored in a plurality of memory cells;

15 continuously writing reference data in the plurality of memory cells;

continuously reading out the reference data written in the plurality of memory cells to detect electrical characteristic values based on the reference data; and

20 comparing the electrical characteristic values based on the storage data with those based on the reference data to determine values of the storage data.

16. The method according to claim 15, wherein a write/read of the reference data is executed in
25 synchronism with an external clock.

17. The method according to claim 15, wherein a write/read of the reference data is executed

asynchronously to an external clock.

18. The method according to claim 17, wherein
the magnetic random access memory further
comprises a column address buffer which is connected to
5 the column decoder and receives a column address strobe
signal, and

in the method, the write/read of the reference
data is executed while causing the column address
buffer to receive each of a plurality of column
10 addresses at each of continuous falling edges of the
column address strobe signal.

19. The method according to claim 17, wherein
the magnetic random access memory further
comprises a column address buffer which is connected to
15 the column decoder, has a counter function, and
receives a column address strobe signal, and

20 in the method, the write/read of the reference
data is executed while causing the counter function to
increment a column address number from a column address
designated first, at each of continuous falling edges
20 of the column address strobe signal.

20. The method according to claim 17, wherein
the magnetic random access memory further
comprises a column address buffer which is connected to
25 the column decoder and receives a column address strobe
signal, and

in the method, the write/read of the reference

data is executed while changing a column address to be sent to the column address buffer while keeping the column address strobe signal at low level.

21. A driving method of a magnetic random access
5 memory which comprises

a memory cell array in which memory cells, each having a magnetoresistive element as a storage element, are arranged in correspondence with addresses that are arranged in a matrix format,

10 word lines respectively connected to rows of the memory cell array,

bit lines respectively connected to columns of the memory cell array,

a row decoder to select the word lines, and

15 a column decoder to select the bit lines,

the method comprising:

executing a data write which is set to continuously write data in a plurality of first arbitrary memory cells; and

20 executing a data read which is set to continuously read out storage data stored in a plurality of second arbitrary memory cells.

22. The method according to claim 21, wherein a write/read of the reference data is executed in synchronism with an external clock.

23. The method according to claim 21, wherein a write/read of the reference data is executed

asynchronously to an external clock.

24. The method according to claim 23, wherein
the magnetic random access memory further
comprises a column address buffer which is connected to
5 the column decoder and receives a column address strobe
signal, and

in the method, the write/read of the reference
data is executed while causing the column address
buffer to receive each of a plurality of column
10 addresses at each of continuous falling edges of the
column address strobe signal.

25. The method according to claim 23, wherein
the magnetic random access memory further
comprises a column address buffer which is connected to
15 the column decoder, has a counter function, and
receives a column address strobe signal, and

20 in the method, the write/read of the reference
data is executed while causing the counter function to
increase a column address number from a column address
designated first, at each of continuous falling edges
of the column address strobe signal.

25 26. The method according to claim 23, wherein
the magnetic random access memory further
comprises a column address buffer which is connected to
the column decoder and receives a column address strobe
signal, and

in the method, the write/read of the reference

data is executed while changing a column address to be sent to the column address buffer while keeping the column address strobe signal at low level.

27. A magnetic random access memory comprising:

5 a memory cell array in which memory cells, each having a magnetoresistive element as a storage element, are arranged in correspondence with addresses that are arranged in a matrix format;

10 word lines respectively connected to rows of the memory cell array;

 bit lines respectively connected to columns of the memory cell array;

 a row decoder to select the word lines;

 a column decoder to select the bit lines;

15 a first buffer to store detected electrical characteristic values based on storage data stored in a plurality of memory cells;

20 a second buffer to store continuously detected electrical characteristic values based on reference data written in the plurality of memory cells; and

 a comparator to compare the electrical characteristic values based on the storage data with those based on the reference data to determine values of the storage data.

25 28. The memory according to claim 27, further comprising a column address buffer which is connected to the column decoder and receives a column address

strobe signal.

29. The memory according to claim 28, the column address buffer has a counter function.

30. The memory according to claim 27, further comprising a control section which generates an address signal to be supplied to the row decoder and the column decoder.

31. A magnetic random access memory comprising:
10 a memory cell array in which memory cells, each having a magnetoresistive element as a storage element, are arranged in correspondence with addresses that are arranged in a matrix format;

word lines respectively connected to rows of the memory cell array;

15 bit lines respectively connected to columns of the memory cell array;

a row decoder to select the word lines;

a column decoder to select the bit lines; and

20 a setting section to set a data write to continuously write data in a plurality of first arbitrary memory cells, and set a data read to continuously read out storage data stored in a plurality of second arbitrary memory cells.

32. The memory according to claim 31, further
25 comprising a column address buffer which is connected to the column decoder and receives a column address strobe signal.

33. The memory according to claim 32, the column address buffer has a counter function.

34. The memory according to claim 31, further comprising a control section which generates an address signal to be supplied to the row decoder and the column decoder.
5